



THS3202

SLOS242D – SEPTEMBER 2002 – REVISED JANUARY 2004

2-GHz, LOW DISTORTION, CURRENT FEEDBACK AMPLIFIERS

FEATURES

- Unity Gain Bandwidth: 2 GHz
- High Slew Rate: 9000 V/μs
- IMD3 at 120 MHz: -89 dBc (G = 5, R_L = 100 Ω, V_{CC} = 15 V)
- OIP3 at 120 MHz: 44 dBm (G = 5, R_L = 100 Ω, V_{CC} = 15 V)
- High Output Current: ±115 mA into 20 Ω R_L
- Power Supply Voltage Range: 6.6 V to 15 V

APPLICATIONS

- High-Speed Signal Processing
- Test and Measurement Systems
- High-Voltage ADC Preamplifier
- RF and IF Amplifier Stages
- Professional Video


DESCRIPTION

The THS3202 is part of the high performing current feedback amplifier family developed in BiCOM–II technology. Designed for low-distortion with a high slew rate of 9000 V/ μ s, the THS320x family is ideally suited for applications driving loads sensitive to distortion at high frequencies.

The THS3202 provides well-regulated ac performance characteristics with power supplies ranging from single-supply 6.6-V operation up to a 15-V supply. The high unity gain bandwidth of up to 2 GHz is a major contributor to the excellent distortion performance. The THS3202 offers an output current drive of \pm 115 mA and a low differential gain and phase error that make it suitable for applications such as video line drivers.

The THS3202 is available in an 8 pin SOIC and an 8 pin MSOP with PowerPAD[™] packages.

RELATED DEVICES AND DESCRIPTIONS						
THS3001 ±15-V 420-MHz Low Distortion CFB Amplifier						
THS3061/2	±15-V 300-MHz Low Distortion CFB Amplifier					
THS3122	\pm 15-V Dual CFB Amplifier With 350 mA Drive					
THS4271	+15-V 1.4-GHz Low Distortion VFB Amplifier					



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. SLOS242D - SEPTEMBER 2002 - REVISED JANUARY 2004

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

		UNIT		
Supply voltage, V_S		16.5 V		
Input voltage, VI		±V _S		
Differential Input volt	age, V _{ID}	±3 V		
Output current, IO (2))	175 mA		
Continuous power di	ssipation See Dissip	ation Rating Table		
Maximum junction te	emperature, T _J ⁽³⁾	150°C		
Maximum junction te operation, long term	125°C			
Operating free-air te	mperature range, T _A	–40°C to 85°C		
Storage temperature	e range, T _{stg}	–65°C to 150°C		
Lead temperature 1,6 mm (1/16 inch				
	HBM	3000 V		
ESD ratings:	CDM	1500 V		
	MM	200 V		

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

- ⁽²⁾ The THS3202 may incorporate a PowerPAD[™] on the underside of the chip. This acts as a heat sink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI technical briefs SLMA002 and SLMA004 for more information about utilizing the PowerPAD thermally enhanced package.
- (3) The absolute maximum temperature under any condition is limited by the constraints of the silicon process.
- (4) The maximum junction temperature for continuous operation is limited by package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device.

PACKAGE/ORDERING INFORMATION

180

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

RUMENTS

ww.ti.com

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE DISSIPATION RATINGS

DAOKAOE	θJC	θ JA (1)	POWER RATING ⁽²⁾			
PACKAGE	(°C/W)	(°C/W)	$T_{\mbox{A}} \le 25^{\circ}C$	T _A = 85°C		
D (8 pin)	38.3	97.5	1.32 W	410 mW		
DGN (8 pin)	4.7	58.4	1.71 W	685 mW		
DGK (8 pin)	54.2	260	385 mW	154 mW		

(1) This data was taken using the JEDEC standard High-K test PCB.

(2) Power rating is determined with a junction temperature of 125°C. This is the point where distortion starts to substantially increase. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance and long term reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
Supply voltage,	Dual supply	±3.3	±7.5	V
$(V_{S+} and V_{S-})$	Single supply	6.6	15	v
Operating free-air te	-40	85	°C	
range				


	ORDERABLE PACKAGE AND NUMBER						
NUMBER OF CHANNELS	PLASTIC SOIC-8 ⁽¹⁾ PLASTIC SOIC-8 ⁽¹⁾ PowerPAD			PLASTIC MSOP-8(1)			
	(D) (DGN) SYM		(DGK)	SYM			
2	THS3202D	THS3202DGN	BEP	THS3202DGK	BEV		

(1) This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., THS3202DR).

PIN ASSIGNMENTS

TOP VIEW

D, DGN, DGK





ELECTRICAL CHARACTERISTICS

 V_S = ± 5 V: R_f = 500 $\Omega,\,R_L$ = 100 $\Omega,$ and G = +2 unless otherwise noted

			THS3202						
	TEAT CONDITIONS	TYP		ov	ER TEMPE	RATURE			
PARAMETER	TEST CONDITIONS	25°C	25°C	0°C to 70°C	-40°C to 85°C	UNITS	MIN/TYP/ MAX		
AC PERFORMANCE									
	$G = +1, R_{f} = 500 Ω$	1800							
Small-signal bandwidth, -3 dB	$G = +2, R_f = 402 \Omega$	975				MHz	Tim		
(V _O = 100 mV _{PP})	$G = +5$, $R_f = 300 Ω$	780				IVIHZ	Тур		
	$G = +10, R_f = 200 Ω$	550							
Bandwidth for 0.1 dB flatness	$\begin{array}{l} G=\texttt{+2, V_O}\texttt{=}100 \ mV_{pp,} \\ R_f\texttt{=}536 \ \Omega \end{array}$	380				MHz	Тур		
Large-signal bandwidth	$G = +2, V_O = 4 V_{pp}, R_f = 536 \Omega$	875				MHz	Тур		
	G = -1, 5-V step	5100					T		
Slew rate (25% to 75% level)	G = +2, 5-V step	4400				V/µs	Тур		
Rise and fall time	G = +2, V _O = 5-V step	0.45				ns	Тур		
Settling time to 0.1%	$G = -2, V_O = 2-V \text{ step}$	19					Tur		
0.01%	$G = -2, V_O = 2-V \text{ step}$	118				ns	Тур		
Harmonic distortion	G = +2, f = 16 MHz, V _O = 2 V _{pp}								
and hormonic	R _L = 100 Ω	-64				dPo	Tur		
2 nd harmonic	R _L = 500 Ω	-67				dBc	Тур		
3rd harmonic	R _L = 100 Ω	-67				dBc	Тур		
3.3 Halmonic	R _L = 500 Ω					UDC	тур		
3 rd order intermodulation distortion	$G = +5$, $f_C = 120$ MHz, $\Delta f = 200$ kHz, $V_O(envelope) = 2 V_{pp}$	-64				dBc	Тур		
Input voltage noise	f > 10 MHz	1.65				nV/√Hz	Тур		
Input current noise (noninverting)	f > 10 MHz	13.4				pA/√Hz	Тур		
Input current noise (inverting)	f > 10 MHz	20				pA/√Hz	Тур		
Crosstalk	G = +2, f = 100 MHz	-60				dB	Тур		
Differential gain (NTSC, PAL)	G = +2, R _L = 150 Ω	0.008%					Тур		
Differential phase (NTSC, PAL)	G = +2, R _L = 150 Ω	0.03°					Тур		
DC PERFORMANCE									
Open-loop transimpedance gain	$V_{O} = \pm 1 V, R_{L} = 1 k\Omega$	300	200	140	120	kΩ	Min		
Input offset voltage	$V_{CM} = 0 V$	±0.7	±3	±3.8	±4	mV	Max		
Average offset voltage drift	$V_{CM} = 0 V$			±10	±13	μV/°C	Тур		
Input bias current (inverting)	$V_{CM} = 0 V$	±13	±60	±80	±85	μA	Max		
Average bias current drift (-)	V _{CM} = 0 V			±300	±400	nA/⁰C	Тур		
Input bias current (noninverting)	$V_{CM} = 0 V$	±14	±35	±45	±50	μA	Max		
Average bias current drift (+)	V _{CM} = 0 V			±300	±400	nA/⁰C	Тур		

SLOS242D - SEPTEMBER 2002 - REVISED JANUARY 2004



ELECTRICAL CHARACTERISTICS

 V_S = ±5 V: R_f = 500 $\Omega,\,R_L$ = 100 $\Omega,\,\text{and}\,\,G$ = +2 unless otherwise noted

			THS3202							
PARAMETER	TEST CONDITIONS	TYP	OVER TEMPERATURE							
FARAMETER	TEST CONDITIONS	25°C	25°C	0°C to 70°C	-40°C to 85°C	UNITS	MIN/TYP/ MAX			
INPUT										
Common-mode input range		±2.6	±2.5	±2.5	±2.5	V	Min			
Common-mode rejection ratio	V _{CM} = ±2.5 V	71	60	58	58	dB	Min			
Input resistance	Noninverting	780				kΩ	Тур			
liput resistance	Inverting	11				Ω	Тур			
Input capacitance	Noninverting	1				pF	Тур			
OUTPUT										
Voltage output owing	$R_L = 1 k\Omega$	±3.65	±3.5	±3.45	±3.4	v	Min			
Voltage output swing	R _L = 100 Ω	±3.45	±3.3	±3.25	±3.2	v	IVIII1			
Current output, sourcing	R _L = 20 Ω	115	105	100	100	mA	Min			
Current output, sinking	R _L = 20 Ω	100	85	80	80	mA	Min			
Closed-loop output impedance	G = +1, f = 1 MHz	0.01				Ω	Тур			
POWER SUPPLY										
Minimum operating voltage	Absolute minimum		±3	±3	±3	V	Min			
Maximum quiescent current	Per amplifier	14	16.8	19	20	mA	Max			
Power supply rejection (+PSRR)	$V_{S+} = 4.5 V \text{ to } 5.5 V$			60	60	dB	Min			
Power supply rejection (-PSRR)	$V_{S-} = -4.5 \text{ V to } -5.5 \text{ V}$	65	58	55	55	dB	Min			



ELECTRICAL CHARACTERISTICS

 V_S = 15 V: R_f = 500 $\Omega,\,R_L$ = 100 $\Omega,$ and G = +2 unless otherwise noted

		THS3202						
	TEST CONDITIONS	TYP		OV	ER TEMPE	RATURE		
PARAMETER	TEST CONDITIONS	25°C	25°C	0°C to 70°C	-40°C to 85°C	UNITS	MIN/TYP/ MAX	
AC PERFORMANCE	·						•	
	G = +1, R _f = 550 Ω	2000						
Small-signal bandwidth, -3dB	$G = +2$, $R_f = 550 Ω$	1100				MHz	Tim	
(V _O = 100 mV _{PP})	$G = +5, R_{f} = 300 \Omega$	850				IVITIZ	Тур	
	$G = +10, R_{f} = 200 \Omega$	750						
Bandwidth for 0.1 dB flatness	$ \begin{array}{l} G=\texttt{+2, V_O}\texttt{=}100 \ mV_{pp,} \\ R_{f\texttt{=}536} \ \Omega \end{array} $	500				MHz	Тур	
Large-signal bandwidth	G = +2, V_O = 4 V_{pp} , R _f = 536 Ω	1000				MHz	Тур	
	G = +5, 5-V step	7500				1////	Tim	
Slew rate (25% to 75% level)	G = +2, 10-V step	9000				V/µs	Тур	
Rise and fall time	G = +2, V _O = 10-V step	0.45				ns	Тур	
Settling time to 0.1%	$G = -2, V_O = 2-V \text{ step}$	23				ns	Тур	
0.01%	$G = -2, V_O = 2-V \text{ step}$	112				ns	Тур	
Harmonic distortion	G = +2, f = 16 MHz, V _O = 2 V _{pp}							
2 nd harmonic	R _L = 100 Ω	-69			d d		Turn	
Zira narmonic	R _L = 500 Ω	-73				dBc	Тур	
3rd harmonic	R _L = 100 Ω	-80				dBc	Тур	
S. S Harribric	$R_L = 500 \text{ k}\Omega$	-90				uвс		
3 rd order intermodulation distortion	$\begin{array}{l} G=+5,f_{C}=120\;\text{MHz},\\ \Delta f=200\;\text{kHz},\\ \text{V}_{O(\text{envelope})}=2\;\text{V}_{\text{pp}} \end{array}$	-89				dBc	Тур	
Input voltage noise	f > 10 MHz	1.65				nV/√Hz	Тур	
Input current noise (noninverting)	f > 10 MHz	13.4				pA/√Hz	Тур	
Input current noise (inverting)	f > 10 MHz	20				pA/√Hz	Тур	
Crosstalk	G = +2, f = 100 MHz	-60				dB	Тур	
Differential gain (NTSC, PAL)	G = +2, R _L = 150 Ω	0.004%					Тур	
Differential phase (NTSC, PAL)	G = +2, R _L = 150 Ω	0.006°					Тур	
DC PERFORMANCE								
Open-loop transimpedance gain	V_{O} = 6.5 V to 8.5 V, R _L = 1 k Ω	300	200	140	120	kΩ	Min	
Input offset voltage	V _{CM} = 7.5 V	±1.3	±4	±4.8	±5	mV	Max	
Average offset voltage drift	V _{CM} = 7.5 V	İ		±10	±13	μV/°C	Тур	
Input bias current (inverting)	V _{CM} = 7.5 V	±16	±60	±80	±85	μA	Max	
Average bias current drift (-)	V _{CM} = 7.5 V	1		±300	±400	nA/°C	Тур	
Input bias current (noninverting)	V _{CM} = 7.5 V	±14	±35	±45	±50	μA	Max	
Average bias current drift (+)	V _{CM} = 7.5 V	İ		±300	±400	nA/°C	Тур	

SLOS242D - SEPTEMBER 2002 - REVISED JANUARY 2004



ELECTRICAL CHARACTERISTICS continued

 V_S = 15 V: R_f = 500 $\Omega,\,R_L$ = 100 $\Omega,\,\text{and}\,\,G$ = +2 unless otherwise noted

		THS3202						
PARAMETER	TEST CONDITIONS	TYP	OVER TEMPERATURE					
FARAMETER	TEST CONDITIONS	25°C	25°C	0°C to 70°C	-40°C to 85°C	UNITS	MIN/TYP/ MAX	
INPUT				•	•	•	•	
Common-mode input range		2.4 to 12.6	2.5 to 12.5	2.5 to 12.5	2.5 to 12.5	V	Min	
Common-mode rejection ratio	V _{CM} = 5 V to 10 V	69	60	58	58	dB	Min	
Input resistance	Noninverting	780				kΩ	Тур	
Input resistance	Inverting	11				Ω	Тур	
Input capacitance	Noninverting	1				pF	Тур	
OUTPUT								
Mellow enderst ender	RL = 1 kΩ	1.5 to 13.5	1.6 to 13.4	1.7 to 13.3	1.7 to 13.3	v	Min	
Voltage output swing	R _L = 100 Ω	1.7 to 13.3	1.8 to 13.2	2.0 to 13.0	2.0 to 13.0			
Current output, sourcing	R _L = 20 Ω	120	105	100	100	mA	Min	
Current output, sinking	R _L = 20 Ω	115	95	90	90	mA	Min	
Closed-loop output impedance	G = +1, f = 1 MHz	0.01				Ω	Тур	
POWER SUPPLY								
Maximum quiescent current/channel	Per amplifier	15	18	21	21	mA	Max	
Power supply rejection (+PSRR)	V _{S+} = 14.50 V to 15.50 V	69	63	60	60	dB	Min	
Power supply rejection (-PSRR)	$V_{S-} = -0.5 \text{ V to } +0.5 \text{ V}$	65	58	55	55	dB	Min	

TYPICAL CHARACTERISTICS

Table of Graphs


		FIGURE
Small signal frequency response		1–14
Large signal frequency response		15–18
Harmonic distortion	vs Frequency	19–30
Harmonic distortion	vs Output voltage	31–45
IMD ₃	vs Frequency	46, 47
OIP ₃	vs Frequency	48, 49
Test circuit for IMD ₃ / OIP ₃		50
S parameter	vs Frequency	51–54
Input current noise density	vs Frequency	55
Voltage noise density	vs Frequency	56
Transimpedance	vs Frequency	57
Output impedance	vs Frequency	58
Impedance of inverting input		59
Supply current/channel	vs Supply voltage	60
Input offset voltage	vs Free-air temperature	61
Offset voltage	vs Common-mode input voltage range	62
	vs Free-air temperature	63
Input bias current	vs Input common-mode range	64
Positive power supply rejection ratio	vs Positive power supply	65
Negative power supply rejection ratio	vs Negative power supply	66
Positive output voltage swing	vs Free-air temperature	67, 68
Negative output voltage swing	vs Free-air temperature	69, 70
Output current sinking	vs Power supply	71
Output current sourcing	vs Power supply	72
Overdrive recovery time		73, 74
Slew rate	vs Output voltage	75, 76, 77
Output voltage transient response		78
Settling time		79, 80
DC common-mode rejection ratio high	vs Input common-mode range	81
Power supply rejection ratio	vs Frequency	82, 83
Differential gain error	vs 150 Ω loads	84, 85, 88
Differential phase error	vs 150 Ω loads	86, 87, 89



10 G

SMALL SIGNAL FREQUENCY RESPONSE SMALL SIGNAL FREQUENCY RESPONSE SMALL SIGNAL FREQUENCY RESPONSE 3 4 6 $R_f = 500 \Omega$ $R_f = 500 \Omega$ G = 1 3 5 2 ۹į. $R_L = 500 \ \Omega$ 4 V_{CC} = ±5 V V_O = 100 mV_{PP} Ч 2 1 Small Signal Gain – dB 몀 3 1 Small Signal Gain 0 Small Signal Gain 2 0 TH $R_{f} = 619 \ \Omega$ R_f = 619 Ω -1 R_f = 619 Ω 1 -1 0 -2 -2 G = 1 -1 G = 1 -3 -3 $R_L = 100 \ \Omega$ RL = 100 Ω R_f = 750 Ω -2 $V_{CC} = \pm 5 V$ VCC = 15 V _4 -4 V_O = 100 mV_{PP} $V_{O} = 100 \text{ mV}_{PP}$ -3 -5 _4 0.1 M 1 M 10 M 100 M 1 G 10G 0.1 M 1 M 10 M 100 M 1 G 10 G 0.1 M 1 M 10 M 100 M 1 G f - Frequency - Hz f - Frequency - Hz f - Frequency - Hz Figure 1 Figure 2 Figure 3

SMALL SIGNAL FREQUENCY RESPONSE SMALL SIGNAL FREQUENCY RESPONSE SMALL SIGNAL FREQUENCY RESPONSE



 $R_{f} = 536 \ \Omega$ 11111 $R_f = 650 \Omega$ G = 2 $R_L = 100 \ \Omega$ $V_{CC} = \pm 5 V$ $V_{O} = 100 \text{ mV}_{PP}$

f - Frequency - Hz

100 M

1 G

10 M

Figure 5

10 G

 $R_f = 402 \Omega$

111111




Figure 4

SMALL SIGNAL FREQUENCY RESPONSE

9

8

7

6

5

4

3

2

1

0


0.1 M

1 M


명

SMALL SIGNAL FREQUENCY RESPONSE SMALL SIGNAL FREQUENCY RESPONSE

Figure 6







SMALL SIGNAL FREQUENCY RESPONSE SMALL SIGNAL FREQUENCY RESPONSE SMALL SIGNAL FREQUENCY RESPONSE




Figure 16

-2

-4

-6

-8

-10

-12

100 K 1 M



Figure 18

THS3202


HD – Hormonic Distortion – dB

HD – Hormonic Distortion – dB

- dB


HD – Hormonic Distortion

SLOS242D - SEPTEMBER 2002 - REVISED JANUARY 2004



TEXAS INSTRUMENTS www.ti.com


THS3202 SLOS242D – SEPTEMBER 2002 – REVISED JANUARY 2004



THS3202

SLOS242D - SEPTEMBER 2002 - REVISED JANUARY 2004









THS3202

SLOS242D – SEPTEMBER 2002 – REVISED JANUARY 2004



SLOS242D - SEPTEMBER 2002 - REVISED JANUARY 2004




RUMENTS

www.ti.com




THS3202


SLOS242D – SEPTEMBER 2002 – REVISED JANUARY 2004







THS3202 SLOS242D – SEPTEMBER 2002 – REVISED JANUARY 2004



FRUMENTS

www.ti.com



APPLICATION INFORMATION

INTRODUCTION

The THS3202 is a high-speed, operational amplifier configured in a current-feedback architecture. The device is built using Texas Instruments BiCOM–II process, a 15-V, dielectrically isolated, complementary bipolar process with NPN and PNP transistors possessing f_Ts of several GHz. This configuration implements an exceptionally high-performance amplifier that has a wide bandwidth, high slew rate, fast settling time, and low distortion.

RECOMMENDED FEEDBACK AND GAIN RESISTOR VALUES

As with all current-feedback amplifiers, the bandwidth of the THS3202 is an inversely proportional function of the value of the feedback resistor. The recommended resistors for the optimum frequency response are shown in Table 1. These should be used as a starting point and once optimum values are found, 1% tolerance resistors should be used to maintain frequency response characteristics. For most applications, a feedback resistor value of 750 Ω is recommended—a good compromise between bandwidth and phase margin that yields a very stable amplifier.

	THS3202 RF for AC When R _{load} = 100 Ω								
GAIN	V _{sup}	V _{sup} Peaking							
1	15	Optimum	619						
	±5	Optimum	619						
2	15	Optimum	536						
	±5	Optimum	536						
5	15	Optimum	402						
	±5	Optimum	402						
10	15	Optimum	200						
	±5	Optimum	200						
-1	15	Optimum	450						
	±5	Optimum	450						

Table 1. Recommended Resistor Values for Optimum Frequency Response

As shown in Table 1, to maintain the highest bandwidth with an increasing gain, the feedback resistor is reduced. The advantage of dropping the feedback resistor (and the gain resistor) is the noise of the system is also reduced compared to no reduction of these resistor values, see noise calculations section. Thus, keeping the bandwidth as high as possible maintains very good distortion performance of the amplifier by keeping the excess loop gain as high as possible.

Care must be taken to not drop these values too low. The amplifier's output must drive the feedback resistance (and gain resistance) and may place a burden on the amplifier. The end result is that distortion may actually increase due to the low impedance load presented to the amplifier. Careful management of the amplifier bandwidth and the associated loading effects needs to be examined by the designer for optimum performance.

The THS3202 amplifier exhibit very good distortion performance and bandwidth with the capability of utilizing up to 15 V power supplies. Their excellent current drive capability of up to 115 mA driving into a 20- Ω load allows for many versatile applications. One application is driving a twisted pair line (i.e., telephone line). Figure 90 shows a simple circuit for driving a twisted pair differentially.




Figure 90. Simple Line Driver With THS3202

Due to the large power supply voltages and the large current drive capability, power dissipation of the amplifier must not be neglected. To have as much power dissipation as possible in a small package, the THS3202 is available only in a MSOP–8 PowerPAD package (DGN) and SOIC–8 package (D). Again, power dissipation of the amplifier must be carefully examined or else the amplifiers could become too hot and performance can be severely degraded. See the *Power Dissipation and Thermal Considerations* section for more information on thermal management.

NOISE CALCULATIONS

Noise can cause errors on very small signals. This is especially true for amplifying small signals coming over a transmission line or an antenna. The noise model for current-feedback amplifiers (CFB) is the same as for voltage feedback amplifiers (VFB). The only difference between the two is that CFB amplifiers generally specify different current-noise parameters for each input, while VFB amplifiers usually only specify one noise-current parameter. The noise model is shown in Figure 91. This model includes all of the noise sources as follows:

- $e_n = \text{Amplifier internal voltage noise } (nV/\sqrt{Hz})$
- IN+ = Noninverting current noise (pA/ \sqrt{Hz})
- IN- = Inverting current noise (pA/ \sqrt{Hz})
- e_{Rx} = Thermal voltage noise associated with each resistor (e_{Rx} = 4 kTR_x)

THS3202 SLOS242D – SEPTEMBER 2002 – REVISED JANUARY 2004






Figure 91. Noise Model

The total equivalent input noise density (eni) is calculated by using the following equation:

$$\mathbf{e}_{ni} = \sqrt{\left(\mathbf{e}_{n}\right)^{2} + \left(\mathbf{IN} + \times \mathbf{R}_{S}\right)^{2} + \left(\mathbf{IN} - \times \left(\mathbf{R}_{f} \| \mathbf{R}_{g}\right)\right)^{2} + 4 \, \mathbf{kTR}_{s} + 4 \, \mathbf{kT}\left(\mathbf{R}_{f} \| \mathbf{R}_{g}\right)}$$

where:

k = Boltzmann's constant = 1.380658×10^{-23} T = Temperature in degrees Kelvin (273 +°C) R_f || R_g = Parallel resistance of R_f and R_g

To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density (e_{ni}) by the overall amplifier gain (A_V) .

$$e_{no} = e_{ni} A_{V} = e_{ni} \left(1 + \frac{R_{f}}{R_{g}} \right)$$
 (Noninverting Case)

As the previous equations show, to keep noise at a minimum, small value resistors should be used. As the closed-loop gain is increased (by reducing R_F and R_G), the input noise is reduced considerably because of the parallel resistance term. This leads to the general conclusion that the most dominant noise sources are the source resistor (R_S) and the internal amplifier noise voltage (e_n). Because noise is summed in a root-mean-squares method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This can greatly simplify the formula and make noise calculations much easier.

This brings up another noise measurement usually preferred in RF applications, the noise figure (NF). Noise figure is a measure of noise degradation caused by the amplifier. The value of the source resistance must be defined and is typically 50 Ω in RF applications.

$$NF = 10log\left[\frac{e_{ni}^{2}}{e_{Rs}^{2}}\right]$$

Because the dominant noise components are generally the source resistance and the internal amplifier noise voltage, we can approximate noise figure as:

NF = 10log
$$\left[1 + \frac{\left[\left(e_{n}\right)^{2} + \left(IN + \times R_{S}\right)^{2}\right]}{4 \text{ kTR}_{S}}\right]$$



PRINTED-CIRCUIT BOARD LAYOUT TECHNIQUES FOR OPTIMAL PERFORMANCE

Achieving optimum performance with high frequency amplifier-like devices in the THS320x family requires careful attention to board layout parasitic and external component types.

Recommendations that optimize performance include:

- Minimize parasitic capacitance to any ac ground for all of the signal I/O pins. Parasitic capacitance on the output
 and input pins can cause instability. To reduce unwanted capacitance, a window around the signal I/O pins should
 be opened in all of the ground and power planes around those pins. Otherwise, ground and power planes should
 be unbroken elsewhere on the board.
- Minimize the distance (< 0.25") from the power supply pins to high frequency 0.1-μF and 100 pF decoupling capacitors. At the device pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power supply connections should always be decoupled with these capacitors. Larger (6.8 μF or more) tantalum decoupling capacitors, effective at lower frequency, should also be used on the main supply pins. These may be placed somewhat farther from the device and may be shared among several devices in the same area of the PC board. The primary goal is to minimize the impedance seen in the differential-current return paths. For driving differential loads with the THS3202, adding a capacitor between the power supply pins improves 2nd order harmonic distortion performance. This also minimizes the current loop formed by the differential drive.</p>
- Careful selection and placement of external components preserve the high frequency performance of the THS320x family. Resistors should be a very low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Again, keep their leads and PC board trace length as short as possible. Never use wirebound type resistors in a high frequency application. Since the output pin and inverting input pins are the most sensitive to parasitic capacitance, always position the feedback and series output resistors, if any, as close as possible to the inverting input pins and output pins. Other network components, such as input termination resistors, should be placed close to the gain-setting resistors. Even with a low parasitic capacitance shunting the external resistors, excessively high resistor values can create significant time constants that can degrade performance. Good axial metal-film or surface-mount resistors have approximately 0.2 pF in shunt with the resistor. For resistor values > 2.0 kΩ, this parasitic capacitance can add a pole and/or a zero that can effect circuit operation. Keep resistor values as low as possible, consistent with load driving considerations.
- Connections to other wideband devices on the board may be made with short direct traces or through onboard transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces (50 mils to 100 mils) should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and determine if isolation resistors on the outputs are necessary. Low parasitic capacitive loads (< 4 pF) may not need an R_S since the THS320x family is nominally compensated to operate with a 2-pF parasitic load. Higher parasitic capacitive loads without an R_S are allowed as the signal gain increases (increasing the unloaded phase margin). If a long trace is required, and the 6-dB signal loss intrinsic to a doubly-terminated transmission line is acceptable, implement a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques).

A 50-Ω environment is not necessary onboard, and in fact, a higher impedance environment improves distortion as shown in the distortion versus load plots. With a characteristic board trace impedance based on board material and trace dimensions, a matching series resistor into the trace from the output of the THS320x is used as well as a terminating shunt resistor at the input of the destination device.

Remember also that the terminating impedance is the parallel combination of the shunt resistor and the input impedance of the destination device: this total effective impedance should be set to match the trace impedance. If the 6-dB attenuation of a doubly terminated transmission line is unacceptable, a long trace can be series-terminated at the source end only. Treat the trace as a capacitive load in this case. This does not preserve signal integrity as well as a doubly-terminated line. If the input impedance of the destination device is low, there is some signal attenuation due to the voltage divider formed by the series output into the terminating impedance.

 Socketing a high speed part like the THS320x family is not recommended. The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network which can make it almost impossible to achieve a smooth, stable frequency response. Best results are obtained by soldering the THS320x family parts directly onto the board.



PowerPAD DESIGN CONSIDERATIONS

The THS320x family is available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe upon which the die is mounted [see Figure 92(a) and Figure 92(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 92(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the, heretofore, awkward mechanical methods of heatsinking.




Figure 92. Views of Thermally Enhanced Package

Although there are many ways to properly heatsink the PowerPAD package, the following steps illustrate the recommended approach.




Figure 93. DGN PowerPAD PCB Etch and Via Pattern





PowerPAD PCB LAYOUT CONSIDERATIONS

- 1. Prepare the PCB with a top side etch pattern as shown in Figure 93. There should be etch for the leads as well as etch for the thermal pad.
- 2. Place five holes in the area of the thermal pad. These holes should be 10 mils in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the THS320x family IC. These additional vias may be larger than the 10-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, **do not** use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS320x family PowerPAD package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.

POWER DISSIPATION AND THERMAL CONSIDERATIONS

To maintain maximum output capabilities, the THS3202 does not incorporate automatic thermal shutoff protection. The designer must take care to ensure that the design does not violate the absolute maximum junction temperature of the device. Failure may result if the absolute maximum junction temperature of 150°C is exceeded. For best performance, design for a maximum junction temperature of 125°C. Between 125°C and 150°C, damage does not occur, but the performance of the amplifier begins to degrade.

The thermal characteristics of the device are dictated by the package and the PC board. Maximum power dissipation for a given package can be calculated using the following formula.

$$\mathsf{P}_{\mathsf{Dmax}} = \frac{\mathsf{T}_{\mathsf{max}} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{JA}}}$$


where:

 $\begin{array}{l} \mathsf{P}_{Dmax} \text{ is the maximum power dissipation in the amplifier (W).} \\ \mathsf{T}_{max} \text{ is the absolute maximum junction temperature (°C).} \\ \mathsf{T}_{A} \text{ is the ambient temperature (°C).} \\ \theta_{JA} = \theta_{JC} + \theta_{CA} \\ \theta_{JC} \text{ is the thermal coefficient from the silicon junctions to the case (°C/W).} \\ \theta_{CA} \text{ is the thermal coefficient from the case to ambient air (°C/W).} \end{array}$



SLOS242D - SEPTEMBER 2002 - REVISED JANUARY 2004

For systems where heat dissipation is more critical, the THS320x family of devices is offered in an 8-pin MSOP with PowerPAD and the THS3202 is available in the SOIC–8 PowerPAD package offering even better thermal performance. The thermal coefficient for the PowerPAD packages are substantially improved over the traditional SOIC. Maximum power dissipation levels are depicted in the graph for the available packages. The data for the PowerPAD packages assume a board layout that follows the PowerPAD layout guidelines referenced above and detailed in the PowerPAD application note number SLMA002. The following graph also illustrates the effect of not soldering the PowerPAD to a PCB. The thermal impedance increases substantially which may cause serious heat and performance issues. Be sure to always solder the PowerPAD to the PCB for optimum performance.






Figure 94. Maximum Power Dissipation vs Ambient Temperature

When determining whether or not the device satisfies the maximum power dissipation requirement, it is important to not only consider quiescent power dissipation, but also dynamic power dissipation. Often times, this is difficult to quantify because the signal pattern is inconsistent, but an estimate of the RMS power dissipation can provide visibility into a possible problem.

DRIVING A CAPACITIVE LOAD

Driving capacitive loads with high-performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS3202 has been internally compensated to maximize its bandwidth and slew-rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output decreases the device's phase margin leading to high-frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 95. A minimum value of 10 Ω should work well for most applications. For example, in 75- Ω transmission systems, setting the series resistor value to 75 Ω both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 95. Driving a Capacitive Load



GENERAL CONFIGURATIONS

A common error for the first-time CFB user is creating a unity gain buffer amplifier by shorting the output directly to the inverting input. A CFB amplifier in this configuration oscillates and is *not* recommended. The THS3202, like all CFB amplifiers, *must* have a feedback resistor for stable operation. Additionally, placing capacitors directly from the output to the inverting input is not recommended. This is because, at high frequencies, a capacitor has a very low impedance. This results in an unstable amplifier and should not be considered when using a current-feedback amplifier. Because of this, integrators and simple low-pass filters, which are easily implemented on a VFB amplifier, have to be designed slightly differently. If filtering is required, simply place an RC-filter at the noninverting terminal of the operational-amplifier (see Figure 96).




Figure 96. Single-Pole Low-Pass Filter

If a multiple-pole filter is required, the use of a Sallen-Key filter can work very well with CFB amplifiers. This is because the filtering elements are not in the negative feedback loop and stability is not compromised. Because of their high slew-rates and high bandwidths, CFB amplifiers can create very accurate signals and help minimize distortion. An example is shown in Figure 97.




Figure 97. 2-Pole Low-Pass Sallen-Key Filter



SLOS242D - SEPTEMBER 2002 - REVISED JANUARY 2004

There are two simple ways to create an integrator with a CFB amplifier. The first, shown in Figure 98, adds a resistor in series with the capacitor. This is acceptable because at high frequencies, the resistor is dominant and the feedback impedance never drops below the resistor value. The second, shown in Figure 99, uses positive feedback to create the integration. Caution is advised because oscillations can occur due to the positive feedback.





Figure 98. Inverting CFB Integrator





The THS3202 may also be employed as a very good video distribution amplifier. One characteristic of distribution amplifiers is the fact that the differential phase (DP) and the differential gain (DG) are compromised as the number of lines increases and the closed-loop gain increases. Be sure to use termination resistors throughout the distribution system to minimize reflections and capacitive loading.




Figure 100. Video Distribution Amplifier Application

TEXAS INSTRUMENTS www.ti.com

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
THS3202D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3202DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3202DGK	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3202DGKG4	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3202DGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3202DGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3202DGN	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3202DGNG4	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3202DGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3202DGNRG4	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3202DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3202DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the

PACKAGE OPTION ADDENDUM




accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS3202DGKR	MSOP	DGK	8	2500	330.0	12.4	5.2	3.3	1.6	8.0	12.0	Q1
THS3202DGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.2	3.3	1.6	8.0	12.0	Q1
THS3202DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

11-Mar-2008




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS3202DGKR	MSOP	DGK	8	2500	338.1	340.5	21.1
THS3202DGNR	MSOP-PowerPAD	DGN	8	2500	338.1	340.5	21.1
THS3202DR	SOIC	D	8	2500	346.0	346.0	29.0

DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.





THERMAL PAD MECHANICAL DATA


DGN (S-PDSO-G8)

THERMAL INFORMATION

This PowerPAD^M package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DGN (R-PDSO-G8) PowerPAD™



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated